The process module development and device characteristics of dual metal gate complementary metal-oxide-semiconductor ͑CMOS͒ with TaSiN and Ru gate electrodes on HfO 2 dielectric are reported. Highly selective wet etch processes for various metal gate materials ͑TaSiN, TiN, and TaN͒ have been developed with a minimal impact on HfO 2 As metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ dimensions scale into deep sub-50 nm regime, there is great interest in introducing high-k gate dielectrics and metal gate electrodes into the 45-nm technology node or below. Replacing polysilicongate electrodes with dual metal gates with work functions near the bandedges of Si can eliminate the gatedepletion and overcome problems associated with the poly/high-k gate stack such as boron penetration and Fermi level pinning.
As metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ dimensions scale into deep sub-50 nm regime, there is great interest in introducing high-k gate dielectrics and metal gate electrodes into the 45-nm technology node or below. Replacing polysilicongate electrodes with dual metal gates with work functions near the bandedges of Si can eliminate the gatedepletion and overcome problems associated with the poly/high-k gate stack such as boron penetration and Fermi level pinning. 1 Among the technical options, fully silicided metal gate ͑FUSI͒ has been investigated intensively, [2] [3] [4] but an adequate work function separation has not been demonstrated on high-k dielectrics and the process non-uniformity and phase instability are still of concern. Some other integration schemes based on work function modulation also have been suggested, [5] [6] [7] [8] [9] and the work function tuning of a metal gate material from one Si bandedge to the other has been near impossible on high-k dielectrics in a gate-first fabrication approach. A versatile integration scheme employs a metal wet etch process to remove the first metal selectively before depositing the second metal. Along this path, Lu et al. demonstrated Ti n-channel MOS ͑NMOS͒ and Mo p-channel MOS ͑PMOS͒ dual metal gate integration on Si 3 N 4 gate dielectrics with an effective oxide thickness ͑EOT͒ difference between NMOS and PMOS of ϳ9 Å. 10 Samavedam et al. reported the long channel device integration of TiN PMOS and TaSiN NMOS on HfO 2 by wet etching of TiN metal. 11 Because TiN is not likely to be the final band-edge metal electrode due to its midgap work function, the wet etch of TiN may not reveal the real impact of metal wet etch on high-k dielectrics.
In this paper, we report the process module development results for dual metal gate complementary MOS ͑CMOS͒ integration on HfO 2 gate dielectrics, utilizing a metal wet etch process that is highly selective to HfO 2 dielectrics. Metal wet processes for various metal gate materials ͑TaSiN, TiN, and TaN͒ are presented. The impact of metal wet etch process on HfO 2 dielectrics in terms of the EOT, gate leakage current density, and reliability are discussed. For the first time, we demonstrate dual metal gate CMOS with TaSiN ͑NMOS
12
͒ and Ru ͑PMOS 8 ͒ on HfO 2 , employing a TaSiN wet etch process highly selective to HfO 2 dielectrics and a dual metal gate plasma etch process to fabricate sub-100 nm devices.
Experimental
Several wet etch chemicals that are used commonly in semiconductor manufacturing were evaluated for various metal gate candidate materials. The process conditions and etch chemical selections were optimized based on the etch rate and the etch selectivity to high-k dielectrics and hardmask materials. For the metal wet etch module, two hardmask materials, tetraethyl orthosilicate ͑TEOS͒ and amorphous Si ͑␣-Si͒, were investigated. The metal wet etch processes then were implemented in an industrial standard FSI spray etch tool in a class-one clean room facility. The etch rates were calculated based on physical thickness change measured by ellipsometry. The metal gate materials were deposited using either a reactive physical vapor deposition ͑PVD͒ technique in an Anelva multitarget PVD tool or an atomic layer deposition ͑ALD͒ technique in an Aviza ALD chamber. 13 The high-k gate dielectrics were deposited using Aviza ALD processes followed by 700°C 30 s NH 3 postdeposition anneal. 14 To study the impact of metal wet etch on the electrical properties of HfO 2 gate dielectrics, MOS capacitor ͑MOSCAP͒ structures were fabricated. After the deposition of 3 nm HfO 2 , 10 nm TaSiN was deposited by a PVD process. A SC1 ͑H 2 O:H 2 O 2 :NH 4 OH = 5:1:1͒ process was employed to remove TaSiN. The exposed high-k dielectrics then underwent a diluted HF ͑60:1͒ wet etch process to simulate the removal of the remaining TEOS hardmask materials in a patterned wafer. Next, 10 nm TaSiN was redeposited on the high-k dielectrics, followed with ␣-Si cap. The polydopant activation was achieved with a 1000°C 5 s rapid thermal anneal ͑RTA͒ process. For comparison, MOSCAP wafers of the same gate stack but without the wet etch processes also were fabricated.
The metal wet etch module ͑Fig. 1͒ was then incorporated into the conventional CMOS flow to demonstrate TaSiN ͑NMOS͒ and Ru ͑PMOS͒ dual metal gate CMOS transistors. After the ALD deposition of 3 nm HfO 2 , 10 nm of TaSiN was deposited by a PVD process, followed by the TEOS hardmask deposition. The TEOS hardmask in the PMOS region then was opened using a combination of dry etch and wet etch processes, and TaSiN was wet etched using * Electrochemical Society Active Member.
z E-mail: zhibo.zhang@sematech.org SC1. The remaining TEOS hardmask was removed using diluted HF. Next, 10 nm Ru electrode and 10 nm TaN barrier layer were deposited using a PVD process, capped with 100 nm ␣-Si. A plasma etch process was developed to etch dual metal gate stacks simultaneously. For an easier comparison between various metal gate/highk transistors, other process steps including the channel and source/ drain implantation conditions were kept the same as those in the poly/SiO 2 baseline CMOS flow. The dopant activation process was 1000°C 5 s RTA.
The plasma etch of the dual metal gate stacks was processed in an Applied Materials Centura DPS II chamber. First, a standard three-step polysiliconetch process based on HBr/CF 4 /He-O 2 /Cl 2 chemistry was used to etch the ␣-Si cap. Next, a Cl 2 /Ar plasma was used to etch the TaN metal barrier layer. The Ru metal etch was carried out with an O 2 /Cl 2 plasma. Finally a Cl 2 /Ar plasma was used to etch TaSiN metal. Each metal etch process included a main etch step with an end-point detection plus an overetch step. The overetch steps for both Ru and TaSiN used low radio-frequency ͑rf͒ powers to ensure that the plasma etches did not break through the HfO 2 dielectric. A detailed discussion of these complicated plasma etch processes is beyond the scope of this paper and will be published in a separate paper.
Results and Discussion
Wet etch processes for various metal gate candidate materials have been developed. 15 Table I lists the etch rates of selected metal gate materials, HfO 2 and HfSiON gate dielectrics, and TEOS and ␣-Si hardmask materials. For most metal gate candidates that were investigated, SC1 was an ideal chemical for metal wet etch, which can achieve reasonable etch rates for metals and very high selectivity to high-k dielectrics and hardmask materials. The diluted HF used to remove the TEOS hardmask also has very high selectivity to HfO 2 , however, it etches HfSiON aggressively. A novel etch process based on NH 4 OH was developed to etch ␣-Si, which showed high etch selectivity to both HfO 2 and HfSiON gate dielectrics. The complete removal of TaSiN by SC1 was confirmed by Auger surface analysis ͑see Fig. 2͒ , which showed no more than one monolayer of TaSiN residues remaining on high-k dielectrics. The wet etch of Ru was very difficult. Fortunately, the intermixing of TaSiN and Ru was negligible even after high-temperature processing, and therefore the wet etch of Ru was not necessary. In this dual metal integration scheme, if the intermixing of the first metal and the second metal is negligible, the existence of the second metal ͑i.e., Ru͒ on top of the first metal ͑i.e., TaSiN͒ does not affect the work function of the first metal. Figure 3 shows the capacitance-voltage ͑C-V͒ characteristics and gate leakage-voltage ͑J-V͒ curves of TaSiN/HfO 2 gate stack, with and without TaSiN wet etch and hardmask removal processes. For 3-nm HfO 2 gate dielectrics, compared to the control wafer, the TaSiN wet etch and TEOS hardmask removal processes resulted only in an EOT loss of ϳ0.8 Å ͑from 13.6 to 12.8 Å͒, a gate leakage current density ͑at ͉V g ͉ = ͉V FB ͉ + 1 V͒ increase of 3.6 times ͑from 1.62 ϫ 10 −3 to 5.83 ϫ 10 −3 A/cm 2 ͒, and no flatband voltage shift. The J g increase can be accounted for entirely by the EOT loss of the gate dielectrics, indicating no extra leakage mechanisms were introduced to the gate dielectrics by the wet etch processes other than the physical thickness loss. Compared to SiO 2 gate dielectrics with comparable EOTs, the gate leakage current densities through these high-k dielectrics were more than three orders of magnitude lower. To study the impact of metal wet etch and hardmask removal processes on the reliability of the HfO 2 gate dielectrics, time-dependent dielectric breakdown ͑TDDB͒ test was performed on the TaSiN/HfO 2 gate stack, with and without wet etch processes ͑Fig. 4͒. With 10-year lifetime, the extrapolated dielectrics breakdown voltage decreases from −2.95 to −2.75 V for the wafer that underwent metal wet etch processes, and both were well above the normal Figure 2 . Surface Auger spectra taken from one center die and one edge die after the TaSiN wet etch and prior to the HF TEOS hardmask removal, indicating that HfO 2 has been exposed and the TaSiN residue is less than one monolayer. 
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Electrochemical and Solid-State Letters, 8 ͑10͒ G271-G274 ͑2005͒ G273 device operating voltage. Again, the decrease in the breakdown voltage can be attributed completely to the 0.8 Å EOT difference between the control wafer and the wafer undergoing the wet etch processes, indicating that metal wet etch and TEOS removal processes do not degrade the reliability of the HfO 2 gate dielectrics. Figure 5 illustrates transmission electron microscopy ͑TEM͒ pictures of the TaSiN/Ru/TaN and Ru/TaN dual metal gate stacks taken from the same die. Scanning TEM electron energy loss spectroscopy ͑STEM EELS͒ and energy-dispersive X-ray spectrometry ͑EDS͒ element scans across the gate stacks indicate that the intermixing of various metal layers and high-k dielectrics was minimal even after the high-temperature CMOS flow ͑data not shown͒. The work function of TaSiN and Ru on HfO 2 after 1000°C 5 s RTA, determined by an improved V FB vs EOT technique, 13 was 4.45 and 4.64 eV, respectively. Figure 6 presents the C-V characteristics measured on 20 ϫ 20 m transistors. The inversion oxide thickness ͑T inv ͒ difference between NMOS and PMOS was less than 1 Å despite that the PMOS side went through TaSiN wet etch and TEOS hardmask removal. The inversion capacitance matched well with the accumulation capacitance for both NMOS and PMOS, indicating that the gate depletion effect was eliminated with metal gates. Figure  7 shows the I d -V d characteristics of 10 ϫ 0.1 m transistors, demonstrating well-behaved devices with physical gate length down to 85 nm. The I d -V g characteristics of long-channel devices are presented in Fig. 8 . The subthreshold slope ͑SS͒ was 72 and 75 mV/dec for TaSiN NMOSFET and Ru PMOSFET, respectively. Both NMOSFETs and PMOSFETs exhibited stable V t roll-off characteristics, indicating a uniform device fabrication process across various channel lengths ͑see Fig. 9͒ . The V t values were consistent with the work functions of TaSiN and Ru on HfO 2 gate dielectrics after the high-temperature anneal. Further process optimizations will bring the V t 's down to a reasonable range. Figure 10 presents the electron and hole mobility obtained by a pulse measurement technique. At E eff = 1 MV/cm, 83 and 76% of the universal mobility was achieved for the TaSiN/HfO 2 NMOSFET and the Ru/HfO 2 PMOS-FET, respectively. The device characteristics of the dual metal gate Ru PMOSFET were remarkably similar to those of its single metal gate counterpart. 16 
Conclusions
Key process modules for dual metal gate CMOS integration, such as a highly selective metal wet etch process and a dual metal gate stack plasma etch process, were developed. The metal wet etch and hardmask removal processes had a minimal impact on HfO 2 gate dielectrics in terms of EOT, gate leakage current, and dielectrics reliability. Dual metal gate CMOS devices were demonstrated with TaSiN ͑NMOS͒ and Ru ͑PMOS͒ gate electrodes on HfO 2 . Well-behaved CMOS transistors with physical gate length down to 85 nm indicate that these process modules can be readily utilized to fabricate the dual metal gate CMOS for the 45-nm technology node.
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